

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/010,569	0/010,569 11/13/2001 Brian C. Barnes		2000.056600/TT4086	4325	
23720	7590 12/24/2003	EXAMINER			
	, MORGAN & AMERS MOND, SUITE 1100	INOA, N	INOA, MIDYS		
HOUSTON,	•	ART UNIT	PAPER NUMBER		
			2188	5	
			DATE MAILED: 12/24/2003		

Please find below and/or attached an Office communication concerning this application or proceeding.

		Appl	ication No.	Applicant(s)					
			10,569	BARNES ET AL.	8				
Office Action Summary		Exan	niner	Art Unit					
		Midy	s Inoa	2188					
Period fo	The MAILING DATE of this commu or Reply	nication appears o	n the cover sheet w	rith the correspondence address	;				
THE I - Exter after - If the - If NO - Failu - Any r	ORTENED STATUTORY PERIOD ORTENED STATUTORY PERIOD OF THIS COMMUN asions of time may be available under the provisior SIX (6) MONTHS from the mailing date of this comperiod for reply specified above is less than thirty operiod for reply is specified above, the maximum reto reply within the set or extended period for reply received by the Office later than three months ad patent term adjustment. See 37 CFR 1.704(b).	NICATION. Is of 37 CFR 1.136(a). In Immunication. Immunication are ply within the statutory period will apply Ity will, by statute, cause the	no event, however, may a ne statutory minimum of thi and will expire SIX (6) MOI ne application to become A	reply be timely filed rly (30) days will be considered timely. NTHS from the mailing date of this commun BANDONED (35 U.S.C. § 133).	ication.				
1)🖂	Responsive to communication(s) fi	led on <u>07 October</u>	<u>2003</u> .						
2a) <u></u> ☐	This action is FINAL.	2b)⊠ This action	is non-final.						
3)□	3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.								
Dispositi	on of Claims								
5)□ 6)⊠									
Applicati	on Papers		•						
10)⊠	The specification is objected to by the drawing(s) filed on 13 December Applicant may not request that any objected Replacement drawing sheet(s) including the oath or declaration is objected	er 2001 is/are: a) ection to the drawing g the correction is r	g(s) be held in abeya equired if the drawing	nce. See 37 CFR 1.85(a). g(s) is objected to. See 37 CFR 1.4	I21(d).				
	under 35 U.S.C. §§ 119 and 120								
12) \(\begin{array}{c} \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	Acknowledgment is made of a clair All b) Some * c) None of: 1. Certified copies of the priorit 2. Certified copies of the priorit	y documents have y documents have s of the priority do onal Bureau (PCT on for a list of the for domestic prior ed in the first sent inguage provision for domestic prior	e been received. e been received in Accuments have been Rule 17.2(a)). certified copies notity under 35 U.S.C ence of the specifical application has bity under 35 U.S.C	Application No In received in this National Stage Treceived. It is a provisional application or in an Application Data Toeen received. It is a provisional application or in an Application Data The provisional application Data The provision Data The provisio	ication) Sheet.				
2) 🔲 Notic	t(s) e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (mation Disclosure Statement(s) (PTO-1449)		• ==	Summary (PTO-413) Paper No(s) Informal Patent Application (PTO-152)					

Art Unit: 2188

DETAILED ACTION

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 2. Claims 1-9, 11-19, 21, 23-25, 27-34 and 36-37 are rejected under 35 U.S.C. 102(b) as being anticipated by Maruyama (6,052,763).

Regarding Claims 1, 8, 11-13, 23, 32 and 36, Maruyama teaches a Processing
Unit 340 ("execution unit") coupled to the memory unit 10 through the use of bus 15 and a
memory controller 20 ("memory management unit") coupled to the DRAM memory 19.

Maruyama also discloses a system bus interface unit 16, a comparator 23 and a register 21 unit
("security check unit") in which the register 21 receives an access address ("physical
address"), which refers to an access point within DRAM memory 19, and thus must reside within
a memory page in DRAM memory 19 (Figure 4). Using the access address, the system bus
interface unit determines an identification of the bus mater (master ID) and sends it to
comparator 23 through register 22 ("use the physical address to ...obtain a security attribute of
the selected memory page", Column 5, lines 19-40). Using a bus master ID table ("security
attribute data structure") as an identifier, the comparator 23 compares values from the master
ID table (comparator and master ID table cooperate to determine if a processor is a requester
with priviledges, Column 6, lines 29-32) to the processor's master ID ("security attribute"),
supplied by the bus interface unit through register 22, to determine if the requesting processor is

Art Unit: 2188

a bus master with privileges for performing a transaction; then, the comparator outputs a signal indicating an error ("fault signal") if the processor's master ID does not match and a second signal if there is a match (Column 6, lines 11-40, Column 5, lines 20-40). In this case, the processor master ID represents a security attribute since the system uses it to ensure that the processor trying to access the memory is permitted to do so.

Regarding Claims 2, 14, 21, 24 and 29, Maruyama teaches a master ID data structure 24 comprising a master ID table ("table directory") and a lookup table ("security attribute table", Column 6, lines 48-54).

Regarding Claims 3-6, 15-18, 27-28, 30-31, and 37, Maruyama teaches using a master ID table ("accessing one security attribute data structure") to extract a master ID ("obtain additional security attribute", "SCID") and compare it to the master ID of the accessing processor. The master IDs in question are indicators of the security level of the accessing processor since they determine if the processor is authorized to perform any transactions in the memory system (Column 6, lines 30-55, Figure 4).

Regarding Claim 7, Maruyama teaches a comparator ("security check logic") obtaining a master ID ("security attribute") for the accessing processor from a master ID table ("security attribute structure") in order to compare the processor's master ID with the stored master ID (see Figure 4, Column 6 lines 29-40).

Regarding Claims 9, 19, 25 and 33, Maruyama teaches producing an output signal dependent on the comparison of the master ID from the master ID table and the master ID from the requesting processor. The result of such comparison determines what the privileges of the

Art Unit: 2188

processor are and whether it is authorized to perform any transactions in the memory system ("security attributes").

Regarding Claim 34, Maruyama teaches a using an access address to obtain the master ID ("security attribute") for an accessing processor wherein a master ID data structure 24 comprises a master ID table ("table directory") and a lookup table ("security attribute table", Column 6, lines 48-54).

Claim Rejections - 35 USC § 103

- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 4. Claims 10, 20, 22, 26, and 35 are rejected under 35 U.S.C. 103(a) as being unpatentable over Maruyama (6,052,763) in vie of applicant's admitted prior art.

Regarding Claims 10, 22, 26, and 35, Maruyama teaches the memory management system of claims 1, 13, and 23. Maruyama does not teach security attributes comprising a user/supervisor (U/S) bit and a read/write (R/W) bit. Applicant's admitted prior art discloses the memory protection features of an user/supervisor (U/S) bit and a read/write (R/W) bit where U/S=0 indicates that the memory page is an operating system page, U/S=1 indicates that the memory page is an user memory page, R/W=0 indicates that only read accesses are allowed, and R/W=1 indicates that both read and write accesses are allowed to the memory page (Page 4, lines 4-18). It would have been obvious to one of ordinary skill in the art at the time the invention was made to integrate the protection features disclosed in applicant's admitted prior art to the

Art Unit: 2188

memory management system of Maruyama since these features would add further security to the system by allowing the further access controls such as user or supervisor assigned memory areas and memory areas assigned as read-only or read-write areas.

Regarding Claim 20, Maruyama teaches the memory management system of claim 13. Maruyama does not teach a physical address within a selected memory page including a base address and an offset. Applicant's admitted prior art teaches a lower portion of an address ("offset") being used as an index of the memory page and a page frame base address being used to select the corresponding memory page. When the offset and the base address are combined, they form a physical address (Page 3, lines 21-25). It would have been obvious to one of ordinary skill in the art at the time the invention was made to give the system the ability to produce a physical address from the input of a linear address since such ability would allow the system in the case where linear addresses are being inputted.

Double Patenting

5. The nonstatutory double patenting rejection is based on a judicially created doctrine grounded in public policy (a policy reflected in the statute) so as to prevent the unjustified or improper timewise extension of the "right to exclude" granted by a patent and to prevent possible harassment by multiple assignees. See *In re Goodman*, 11 F.3d 1046, 29 USPQ2d 2010 (Fed. Cir. 1993); *In re Longi*, 759 F.2d 887, 225 USPQ 645 (Fed. Cir. 1985); *In re Van Ornum*, 686 F.2d 937, 214 USPQ 761 (CCPA 1982); *In re Vogel*, 422 F.2d 438, 164 USPQ 619 (CCPA 1970);and, *In re Thorington*, 418 F.2d 528, 163 USPQ 644 (CCPA 1969).

A timely filed terminal disclaimer in compliance with 37 CFR 1.321(c) may be used to overcome an actual or provisional rejection based on a nonstatutory double patenting ground provided the conflicting application or patent is shown to be commonly owned with this application. See 37 CFR 1.130(b).

Effective January 1, 1994, a registered attorney or agent of record may sign a terminal disclaimer. A terminal disclaimer signed by the assignee must fully comply with 37 CFR 3.73(b).

6. Claims 1-37 are provisionally rejected under the judicially created doctrine of obviousness-type double patenting as being unpatentable over claims 1-37 of copending

Art Unit: 2188

Application No. 10/010,161. Although the conflicting claims are not identical, they are not patentably distinct from each other because it would have been obvious to one of ordinary skill in the art at the time the invention was made to replace the linear address being received in application 10/010,161 for the physical address being received in application 10/010,569 since "a linear address has a corresponding physical address residing within a selected memory page".

This is a <u>provisional</u> obviousness-type double patenting rejection because the conflicting claims have not in fact been patented.

Response to Arguments

7. Applicant's arguments filed on October 7th, 2003 have been fully considered but they are not persuasive.

If considering the system bus interface unit 16, comparator 23 and register 21 to be one single unit, this group of components can in fact form a security unit in which the register 21 receives an access address ("physical address"), which refers to an access point within DRAM memory 19, and thus must reside within a memory page in DRAM memory 19 (Figure 4). Using the access address, the system bus interface unit, which would be part of the security unit, determines an identification of the bus mater (master ID) and sends it to comparator 23 through register 22. The comparator within the security unit would then use a bus master ID table ("security attribute data structure") as an identifier, and compare values from the master ID table to the processor's master ID ("security attribute"), which was supplied by the bus interface unit through register 22. The comparison then determines if the requesting processor is a bus master with privileges for performing a transaction. The comparator outputs a signal indicating an error ("fault signal") if the processor's master ID does not match and a second

Art Unit: 2188

signal if there is a match (Column 6, lines 11-40, Column 5, lines 20-40). In this case, the processor master ID represents a security attribute since the system uses it to ensure that the processor trying to access the memory is permitted to do so.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Midys Inoa whose telephone number is (703) 305-7850. The examiner can normally be reached on M-F 7:00am - 4:30pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mano Padmanabhan can be reached on (703) 306-2903. The fax phone number for the organization where this application or proceeding is assigned is (703) 746-7239.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 305-3900.

Examiner

Art Unit 2188

 \mathbf{MI}

Mano Raman ARILAN

MERVESORY RATENT EXAMINER

70210